## Notice of References Cited Application/Control No. O9/392,034 Examiner Anh D. Mai Applicant(s)/Patent Under Reexamination GONZALEZ ET AL. Art Unit Page 1 of 1

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-5763932	06-1998	Pan et al.	257/510
	В	US-			
	С	US-			
	D	US-			
	Ε	US-			
	F	US-			
	G	US-			
	Η	US-			
	_	US-			
	7	US-			
	К	US-			
	L	US-			
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)		
	บ	S. Wolf, Silicon Processing for the VLSI Era, Process Integration. Vol. 2. Lattice Press 1990. pp. 54-55.		
	٧	A. Chatterjee et al., A Shallow Trench Isolation Using LOCOS Edge for Preventing Corner Effects for 0.25/0.18 Micron CMOS Technologies and Beyond. IEDM 1996, pp. 829-832.		
	w	K. Ohe et al. Narrow-Width Effects of Shallow Trench Isolated CMOS with n+ Polysilicon Gate. IEEE 1989, pp. 1110-1116.		
	х			

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.